Abstract-We report on the design, fabrication, and characterization of a reflective transmitter targeting implementation in passive optical networks (PON) with frequency division multiplexed access (FDMA). It is made up of a Silicon photonic integrated circuit (Si-PIC) comprising a reflective Mach Zehnder modulator and its flip-chipped CMOS electronic integrated circuit driver, the two ICs being interconnected by means of high density and low parasitic copper micro pillars. Several transmissions, in an FDMA PON context, are successfully demonstrated using 500 MBaud QPSK and 16-QAM modulated subcarriers, achieving bit error rate below 2.10 −3 . For QPSK-modulated subcarriers (respectively, 16-QAM), the available access frequency bandwidth is measured to be 1-7 GHz (respectively, 2-4 GHz) with an available loss budget of 9 dB (respectively, 5 dB). Improvements of the Si-PIC are further identified to achieve compliancy with 31 dB ODN loss. 
I. INTRODUCTION
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Digital Object Identifier 10.1109/JLT.2016.2536641 standard (up to 40 km and a 31 dB loss budget for the Optical Distribution Network-ODN) [1] , [2] . The upstream transmissions from the users' optical network units (ONUs) to the Central Office (CO) receiver were made using off-the-shelf LiNbO 3 modulators and semiconductor optical amplifiers (SOAs) as the ONUs' transmitters. In order to meet the challenges of the mass market PON application, the ONU must be manufactured in very large scale and at low cost. In [3] , we proposed to implement the ONU transmitter and receiver using Si-Photonics and CMOS electronics. We report here on the design, fabrication, and experimental demonstration of such an ONU transmitter. Thanks to the latter, an upstream transmission can be established from the ONU to the CO, where single polarization homodyne coherent detection is implemented.
II. UP-LINK FROM THE ONU TO THE CO
The overall architecture of the uplink transmission, from a user ONU to the CO, is reminded in Fig. 1 . The Si-PIC operation was previously described in [4] , highlighting the Faraday rotator mirror (FRM) effect it enables.
The continuous wave seeding light of an external cavity laser (ECL) with output power P c is sent to the Si-PIC at the ONU. The Si-PIC comprises a 2-D-surface grating coupler (2D-GC), which splits the light into two transverse electric (TE) waveguide modes, TE CW and TE CCW , propagating, respectively, clock wise (CW) and counter clock wise (CCW) toward the Si-MZM. As the input state of polarization is unknown the splitting ratio is also random. The electrical signal u(t) (defined later) is applied on the phase modulation sections of each arm of the Si-MZM, in opposite directions, u CW (t) and u CCW (t), copropagating in the same direction, respectively, as TE CW and TE CCW , and modulating them. Afterwards TE CW and TE CCW recombine in the 2D-GC, the splitting of the input signal is, thus, reversed. The recombined signal is transmitted back to the CO, carrying the upstream data of the user. If the two MZM arms have a π phase difference, the reflected modulated light has a polarization orthogonal to that of the seeding light when arriving at the CO [4] , independently of the state of polarization at the input of the device. The resulting homodyne detection signal is shown to be proportional to:
(1) where ε co (respectively, ε counter ε co ) are the phasemodulation efficiencies in case of a modulating wave u(t) copropagating with the optical wave (respectively, counter propagating), Loss Fiber and Loss R −MZM are, respectively, the losses of the fiber from the CO to the ONU, and the round trip losses through the Si-R-MZM. Although this is beyond the scope of this paper, it is worth noting that the coherent receiver could also be fabricated using Silicon photonics technology [5] , [6] .
The electrical signal applied to the R-MZM arms (u(t) = cos[2πf RF t]. S(t)) is an individual 16-QAM-modulated subcarrier whose frequency f RF (allocated to one user-ONU) and bandwidth, B RF , are reminded in The signal u(t) can be generated directly by a very high speed DAC (25 GS/s) or, as indicated by Fig. 2 , by a lower speed dual output DAC (1 GS/s) followed by individual RF up-conversion stages (IQ mixers and local oscillators). While the first solution is useful in prototype experiments, the second solution is much more appropriate for a real application in a low-cost ONU scenario. 
III. SI-PIC AND EIC DRIVER DESIGN AND PERFORMANCES
A first version of the PIC that does not integrate an SOA was designed and fabricated (see Fig. 3 -left). This version is intended to verify the R-MZM and its driver operation, as well as its implementation in the upstream coherent transmission, as described in Section I. This version will not allow to reach the targeted power budget of the ODN. A second version integrating a heterogeneous III-V/ Silicon SOA (see Fig. 3 ) is being fabricated according to the fabrication process reported in [7] . With 10 dB gain per SOA, an additional power budget of 20 dB is expected for this second version.
A segmented MZM structure (which top view is given in Fig.  4 ) is chosen to overcome the tradeoffs of traditional travelling wave electrodes modulators [8] , [9] . Each arm is segmented into 12 phase modulation sections with length of 500 μm each. Considering one single section, no propagation effects have to be taken into account and a simple lumped circuit model can be used. Besides, the required voltage levels along the whole modulator-arm-electrodes can be guaranteed without suffering from the propagation attenuation featured by integrated transmission lines. The circuit is designed so that the EIC driver is flip-chipped on top of the Si-PIC, reducing the path between the output stages of the driver and the modulation sections.
The Si-PIC was fabricated at CEA-Leti. The waveguides are etched in a 220 nm-thick silicon layer, on top of a 2 μm-thick buried oxide (BOX). A rib structure is used with a 100 nm-thick slab for both passive components of the PIC (MMI, 2D-GC) and the phase modulation sections of the modulator. The latter are made from PN doped waveguides. A 50 μm-long phase tuner 
is arranged in one arm of the R-MZM, consisting of a passive waveguide section heated up by flowing a current in a TiTiN layer placed on top of the waveguide. It purpose is to precisely set a π phase difference between the two arms of the R-MZM. 
where L el is the sum of the active distributed Phase Modulation sections.
For the R-MZM reported here, only 6 out of 12 modulation sections were made active (i.e., L el = 3 mm). The reason for having limited the number of active doped sections was to limit the R-MZM losses. At the same time, this limits the signal strength. These tradeoffs are further discussed later. The R-MZM round trip losses are, therefore, estimated to be Loss R −MZM ∼17.5 dB.
The measured efficiency of the phase tuner is ∼0.056 π/mW (∼18 mW are required for a π phase shift).
From (1), simulations can be driven in order to assess the tradeoffs of the device [10] , [11] . Maximizing the demodulated signal reflected back from the R-MZM requires to null the counter modulation efficiency ε counter . For that purpose, cumulating more phase modulation sections makes counter propagating RF and optical waves having bigger delay mismatches, and therefore, reduces down the counter modulation efficiency ε counter . In addition with reducing down counterpropagation efficiency, this provides higher phase modulation. On the other hand, as more phase modulation sections are cumulated, the insertion loss of the MZM increases. Assuming a 1.6 Vpp modulating voltage provided by the CMOS driver, one can quantify these tradeoffs. Fig. 6 plots the R-MZM contribution to the homodyne detection signal level "
]" against frequency, for two lengths L el (3 and 6 mm) of phase modulation sections and two types of such sections (with different PL and V π .L π ). ε counter is evaluated by computing the phase mismatch between the optical and RF waves along the MZM arm length [10] , [11] . As described in [11] , at low RF frequencies (f RF < 2 GHz), the counter-propagating modulation efficiency stays high and equal to the copropagating efficiency (ε counter ∼ ε co ). This is because the RF wavelength is several 10 times longer than L el ).
This shows that with the phase modulation sections used in this experiment (V π . L π = 4 V.cm and P L = 1 dB/mm) a longer active section would have performed better (4 dB gain improvement with L el = 6 mm versus 3 mm). On the contrary, with a phase modulation section with V π .L π = 1.5 V.cm and P L = 4 dB/mm, active section with length L el = 3 mm would behave equal or better than active section with length L el = 6 mm versus 3 mm).
The EIC was fabricated on STMicroelectronics 65 nm CMOS technology. On each MZM arm, 12 differential driving stages are used, based on current mode logic differential pairs with inductive peaking. The driving stages for each pair of adjacent 500 μm-phase-modulation-sections can be independently switched ON/OFF. The delay matching between the optical and electrical waves is ensured by making use of active delay matching between 1 mm-long MZM sections, and of passive delay matching within each pair of 500 μm-modulation-sections. The active delay chain has been designed as a cascade of six active delay elements, each featuring a programmable delay (set to 24.5 ps). The nominal differential signal at the input of the active delay chain at f RF = 3 GHz is 340 mVpp. Each driving stage is designed to generate at the output a 1.6 Vpp differential signal which is ac coupled to the phase-modulation-sectionelectrodes using an integrated MIM capacitor, and achieving a low frequency pole at 3 MHz. In order to verify the standalone electrical performance of the driver, a dedicated IC version was fabricated for electrical probe testing. A lower gain is expected for this test version due to the 100 Ω differential load added at the output of each driving stage, in parallel with an integrated capacitance that mimics the load of each modulator stage.
The measured small signal transfer function is shown in Fig. 7 , comparing with simulations. Good agreement is demonstrated. The small signal bandwidth is in line with target: 8 GHz at the output of driving stage #1, 10.3 GHz at the output of driving stage #12.
The measured large signal transfer function at an input signal of 340 mVpp is compared with simulations in Fig. 8 . Less than 0.2 dB gain mismatch per driver stage is observed. The total harmonic distortion is measured to be better than -15 dB.
In the measurements reported later, only the first six stages of the driver are switched ON. For the E/O chip, the achievable modulation voltage is expected to be V mod = ±0.8 V, corresponding to a modulation depth of ±0.06 Vπ. 
IV. PACKAGING OF THE SILICON ONU
The EIC driver was flip-chip mounted on the Si-PIC using 20 μm diameter (40 μm pitch) copper pillars that were deposited on the EIC wafer [12] , [13] . These copper pillars were capped with a SnAgCu eutectic solder layer. The corresponding bond pads on the Si-PIC consisted of Al with a Ti/Ni/Au Under Bump Metallization (UBM). Solder reflow was used as the flip-chip bonding method. With this approach, both the chip-alignment and solder-joints were much improved over the results from the thermo-compression bonding. Moreover, this solder reflow is more attractive than thermo-compression as the standard flipchip bonding process for the mass reflow in industry, due to cost-effectiveness. The quality of the flip-chip bond was checked using cross-sectional grinding and die peeling-off tests, along with electrical tests. All individual copper/solder pillar bumps were found to be well connected. Fig. 9 shows a cross section and top view of the EIC/PIC stacking.
Using the software modeling tool SolidWorks, a complete virtual mock-up of the full-module was designed, including the flip-chip bonded EIC/PIC, heat-spreader, Peltier-cooler, Al base-plate, PCB, and fiber-array. The test PCBs were designed and fabricated, consisting of three layers with a Rogers-4350B interposer for wire bonding to the PIC, and containing MSMPconnectors for the RF signals, with surface-mounted electrical components to handle the dc signals. The EIC/PIC assembly is attached to the PCB using Au wire bonding (see Fig. 10 topleft), together with the Al heat-spreader and a thermo electric cooler (TEC). An eight-channel fiber-array was aligned and bonded to the grating-couplers on the Si-PIC (see Fig. 10 topright). Fiber-to-PIC alignment is achieved using active optical feedback through 1-D shunt GCs (see Fig. 4 ). The fiber-to-fiber transmission was −11 dB, indicating a coupling insertion loss of −5.5 dB for each 1D-GC.
In order to design a thermally optimized package structure, a good working knowledge of the thermal characteristics of the EIC/PIC stacking is important, not only because the stability of filters and SOAs of the Si-PIC are strongly temperature sensitive, but also because it helps determine the appropriate thermal-management solution, which contributes to the overall power consumption of the device. With this motivation, the temperature increase of the EIC and Si-PIC were measured with the EIC drivers fully switched ON (1.5 W-input power). Without TEC control, the temperature increase of the EIC and Si-PIC were +24°C and +17°C, respectively. Although the PIC temperature can be stabilized to 20°C±0.01°C using the TEC, no active cooling was implemented for the reported transmission experiments.
V. TRANSMISSION EXPERIMENTS
Referring to Fig. 1 , an arbitrary waveform generator (AWG) with 340 mVpp-output voltage feeds the input of the EIC driver for generating the modulating signal u(t) (with QPSK or 16 QAM). A high speed oscilloscope is used after the photo detector array to compute the error vector magnitude (EVM) of the transmitted signal. While the phase difference between the two MZM arms is biased and locked at π and B RF is set to 500 MHz, several measurements are performed. Fig. 11 reports the measured EVM as a function of the frequency f RF (which is allocated to the ONU) as the light polarization is randomly rotated over 100 states on the way to the ONU in order to demonstrate the insensitivity to input polarizations. The optical power P c of the seeding light is set to +11.5 dBm and the VOA loss is set such that the optical input power, P IN ,feeding the R-MZM equals +7.5 dBm. The low dispersion of the EVM confirms the polarization insensitivity of the device thanks to the FRM effect. The EVM is kept below -15.9 dB (respectively, -9.1dB) over a frequency range of 2-4 GHz (respectively, 1-7 GHz), which is below the maximum EVM required for achieving a 2 × 10 -3 -BER with 16-QAM modulation (respectively, QPSK) [14] . This represents a ∼2 Gbps (respectively, 1 Gbps) bit rate per user. Fig. 12 reports the measured EVM as a function of P IN when f RF is set to 3 GHz. P c is set to +11.5 dBm and measurements are made by tuning the VOA losses and using 0 and 10 km-fiberlength, L Fiber . A minimum power P IN of ∼6.5 dBm (respectively, 2.5 dBm) is required for achieving a 16-QAM transmission (respectively, QPSK), leading to an available loss budget, (P C − P IN ), of 5 dB (respectively, 9 dB). No fiber transmission penalty is observed. In order to increase the available power budget for the ODN, we increased the optical power P C of the seeding light, from 11.5 to 15.5 dBm. Fig. 13 reports the measured EVM as a function of P IN when f RF is set to 3 GHz. Measurements are made by tuning the VOA losses and using 0 km-fiber-length. A noise degradation is clearly brought by the increased EDFA noise at the CO. Besides we suspect that increasing P C leads to increased Brillouin back scattering, even though over very small fiber length. 
VI. DISCUSSION AND CONCLUSION
We demonstrated a novel reflective transmitter targeting implementation in PON with FDMA. It is made up of a Silicon Photonic Integrated Circuit (Si-PIC) comprising a reflective Mach Zehnder modulator (R-MZM) and its flip chipped CMOS Electronic Integrated Circuit (EIC) driver. Transmissions are successfully demonstrated using 500 MBaud QPSK and 16-QAM modulated subcarriers, achieving bit error rate (BER) below 2 × 10 -3 . For QPSK-modulated subcarriers (respectively, 16-QAM), the available access frequency bandwidth is measured to be 1-7 GHz (respectively, 2-4GHz) with an available loss budget of 9 dB (respectively, 5 dB). A second version of the PIC is being fabricated (see Fig. 3 right), integrating two heterogeneous III-V/Si SOAs with >10 dB gain [7] . Also by reducing the losses of the 2D-GC (achievable loss of 3.5 dB [15] as compared with 7 dB), an improved loss budget of 27 dB is expected, as detailed in Table III . In addition an improved driver bandwidth from 8 to 12 GHz will enable full compliancy with the work demonstrated in [1] and making use of off-the-shelf nonintegrated fiber pigtailed devices (PBS, LiNbO 3 modulator, and SOA).
